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Abstract—This paper presents an implementation of a stereo-
phonic acoustic echo canceller on nVIDIA GeForce graphics
processor and CUDA software development environment. For
efﬁciency, fast shared memory has been used as much as possilbe.
A tree adder is introduced to reduce the cost for summing
thread outputs up. The performance evaluation results suggest
that Even a low-cost GPU’s with a small number of shader
processor greatly helps the echo cancellation for low-cost PC-
based teleconferencing.
I. INTRODUCTION
Echo cancellers are used to reduce echoes in a wide range
of applications, such as teleconference systems and hands-free
telephones. To realistic teleconferencing, multi-channel audio,
at least stereophonic, is essential. For stereophonic teleconfer-
encing, stereophonic acoustic echo cancellers (SAEC’s) [1],
[2], [3] have been studied.
Recent years, PC-based communication systems such as
Skype and Messenger becomes very popular. PC-based sys-
tems are useful not only for personal communications, but also
for business systems such as teleconferencing. For realistic and
comfortable teleconferencing, SAEC’s should be implemented
on PC-based systems.
Modern processors for PC’s have powerful instruction set
for multimedia processing. Intel IA-32 architectures[4] have
MMX (Multi Media eXtension) and also SSE (Streaming
Single instruction multiple data Extension, Streaming SIMD
Extension). Four-way vector operations are supported for 32-
bit ﬂoating-point (FP) data. Implementation of SAEC on IA-32
processor has also been reported[5].
Recent PC’s are also equipped with powerful graphics
processing units (GPU’s). These GPU’s are also capable of
numerical computations by using C/C++ language[6], [7],
[8] and have been used for computer simulations. Latest
GPU’s have computation performance over tera ﬂoating-point
operations per second (TFLOPS). Even some low-cost chipsets
consist of programmable GPU’s. An example is ION platform
by nVIDIA for Intel Atom processor.
In this paper, an implementation of SAEC’s on nVIDIA
GeForce family GPU and CUDA is discussed. Section II
describes SAEC’s. GeForce family GPU and CUDA is brieﬂy
described in Sec. III. The proposed implementation is shown










































Fig. 1. Teleconferencing using SAEC
II. STEREOPHONIC ACOUSTIC ECHO CANCELLER
Figure 1 shows a teleconferencing using an SAEC. This
echo canceller consists of four adaptive ﬁlters corresponding
to four echo paths from two loudspeakers to two microphones.
Each adaptive ﬁlter estimates the corresponding echo path.
The far-end signal xi(n) in the i-th channel at time index
n is generated from a talker speech s(n) by passing room A
impulse response gi from the talker to the i-th microphone.
xi(n) passes an echo path hi,j from the i-th loudspeaker to the
j-th microphone and become an echo dj(n). Similarly, adap-
tive ﬁlters wi,j(n) generates an echo replica yj(n). wi,j(n)
is so updated as to reduce the residual echo ej(n).
The SAEC generates the echo replica yj(n) by
yj(n) = wT1,j(n)x1(n) + w
T
2,j(n)x2(n). (1)
the residual echo ej(n) is calculated by
ej(n) = dj(n)− yj(n). (2)
Assuming the Normalized Least Mean Squares (NLMS)
algorithm[9], the ﬁlter coefﬁcient vector wi,j(n) is updated
by
wi,j(n + 1) = wi,j(n) +
μej(n)xi(n)
|x1(n)|2 + |x2(n)|2 (3)
where a positive constant μ is a step-size parameter.
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Fig. 2. Computation model of GeForce GPU
III. NVIDIA GEFORCE GPU AND CUDA
In this implementation, nVIDIA GeForce 8000 family or
later GPU’s are assumed. Though GeForce 8800 GTS is used
as a benchmark platform, the results can be applied for other
GPU’s. Main features are listed below.
• Uniﬁed shader architecture
• Large number of shader processors (SP’s):
– 16 ∼ 240 per chip.
– 8 SP’s execute the same instruction.
– The same instruction are executed in four successive
instruction cycles.
– 32 threads are executed simultaneously by 8-SP
block.
– 8192 data registers per 8 SP’s.
• Floating-Point (FP) support
– 32-bit FP multiply-add.
– Four-clock latency for 32-bit FP multiply-add.
– Some newer GPU’s support 64-bit FP (slower than
32-bit).
• Multiple data memories
– Shared memory: 16KB or 32KB read/write RAM per
8 SP’s.
Access latency is 4 instruction cycles.
– Constant memory: 64KB read-only RAM per chip.
– Device memory (off-chip RAM): ∼ 1GB.
Very slow: Latency is 400 ∼ 600 clocks.
• Compiler support
As a programmable processor, GeForce GPU’s can be regarded
as multiple sets of 8-way SIMD (single-instruction multiple-
data) processor array. In order to cover a four-cycle latency
for most operations, each SP repeats a single instruction by
four times. Therefore, a set of 32 threads is executed by
a set of 8 SP’s. A synchronization mechanism is prepared
between threads in a SIMD processor array, while there




































Fig. 3. Memory assignments and dataﬂow.
There are some classes for data memories on GeForce
GPU’s: shared memory, constant memory, texture memory and
device memory. 8 SP’s in the same group can access shared
memory. Though shared memory is the fastest memory, special
care is required for its lifetime. Shared memory is prepared at
the beginning of thread and is removed at the end. Users have
to save data which will be used after the end of thread into
device memory (off-chip memory).
Device memory is a large off-chip memory. The problem
of device memory is a very long access latency which is
400 ∼ 600 instruction cycles. To hide this latency, multiple
groups of threads are commonly used; another thread starts
when a thread is interlocked by slow memory access. Con-
stant memory is an intermediate-speed memory. From GPU,
constant memory is a read-only memory, while host CPU can
read/write this memory.
“CUDA”[6], [7] is a software development tools and drivers
for GeForce family GPU’s, which is an abbreviation of “Com-
pute Uniﬁed Device Architecture.” Programs for both CPU and
GPU can be written in a single source ﬁle. Some extensions
to C/C++ language support parallel processing and multiple
memory classes.
IV. IMPLEMENTATION OF SAEC
In this implementation, only one SIMD processor array is
used. An implementation with one SIMD array is useful for
low-cost GPUs with only two SIMD arrays; one for SAEC and
the other for graphics and video. Another reason is to avoid
synchronization and communication between multiple SIMD
arrays. This implementation focuses on
• Memory assignment
• Reduction of memory access
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• Division of adaptive FIR ﬁlters into multiple threads.
A PC-based communication is carried out as a block-based
processing, a block with several hundred samples is assumed.
A. Memory assignment
Since the cost for the memory access might restrict the per-
formance of an adaptive FIR ﬁlter with the NLMS algorithm,
a faster memory is used if available. Figure 3 demonstrates the
memory assignments and the ﬂow of data. The input signals,
which are not modiﬁed, are stored into constant memory and
then cached in shared memory. The ﬁlter coefﬁcients, which
are modiﬁed, are stored into device memory. They are loaded
into shared memory at the beginning of a block, and restored
into device memory at the end of the block.
The procedure of data transfer and signal processing is
shown below.
1) Copy signals from CPU to GPU
2) Copy program from CPU to GPU, and execute
3) Copy signals and coefﬁcients from device/constant
memory to shared memory
4) Computation for a block of input signals
5) Copy results and coefﬁcients from shared memory to
device memory
6) Copy results from GPU to CPU
In the actual implementaion, steps 3 and 4 are performed in
the NLMS process for the ﬁrst sapmle of the block. Also, the
NLMS process for the last sample carried steps 4 and out.
B. Reduction of memory access
The number of memory access can be reduce by similar
manner as in[5]. The data load can be reduced by changing
the order of (1) and (3). Calculating
wi,j,k(n) = wi,j,k(n− 1)
+ δj(n− 1)xi(n− k − 1) (4)
and
sumj(n) = sumj(n) + wi,j,k(n)xi(n− k) (5)
in the descending order of the tap index k could reduce the
number of load operation for both wi,j,k(n) and xi(n−k). In





wi,j,k(n) is a k-th element of wi,j(n). The load operation
for wi,j,k(n) is reduced because wi,j,k(n) calculated in (4) is
also used for convolution (5) just after (4). The number of load
operation for xi(n−k) can be reduced because xi(n−k) in (5)
can be re-used in (4) for the next k = k−1. In SAEC, treating
both channels in the same loop also reduces the memory access






























Fig. 4. Multi-thread implementation of adaptive FIR ﬁlter
C. Multi-thread implementation of adaptive FIR ﬁlter
In this implementation, each adaptive ﬁlter is divided simply
into short sub ﬁlters. Figure 4 shows the implementation of
adaptive FIR ﬁlters. Each thread processes small segments
from all of four adaptive ﬁlters from w1,1(n) through w2,2(n).
This is because the memory access reduction shown in IV-B
requires successive processing of adjacent ﬁlter taps and also
simultaneous processing of four adaptive ﬁlters. This division
also simpliﬁes thread division.
A problem speciﬁc to GeForce GPU is the computational
cost for summing all sub ﬁlter outputs up. If this summing-up
process is carried out by a thread, it requires larger amount
of computations than that for the sub ﬁlters. This is because
the optimum number of threads is very large. The evaluation
results show that the optimum number of threads is 128 for
512-tap SAEC. Therefore, each sub ﬁlters have only four taps,
while the summing-up process have to sum 128 results up.
In order to reduce the summing-up cost, a tree adder is
introduced. Figure 4 depicts the tree adder. For 128-thread
case, seven-stage adder is used. The ﬁrst stage consists of 64
adders by 64 threads; each thread performs one addition.
D. Maximum number of taps
For this implementation, the maximum number of taps is
restricted by the shared-memory size. The capacity of shared
memory for 32-bit word is only 4096 words. Therefore, the
maximum number of taps is about 512, which might be enough
for 8kHz sampling and for a small room.
E. Memory assignment for larger number of taps
The maximum number of taps can be increased by slightly
degrading the performance. The memory assignments and the
data ﬂow are shown in Fig. 5. The procedure is shown below.
1) Copy signals from CPU to GPU
2) Copy program from CPU to GPU, and execute







































Type Server Notebook Netbook GPU
CPU Core 2 Extreme Core 2 Duo Atom GeForce
Model X9650 T7700 N270 8800 GTS
Total cores 4 2 1 128
Cores used 1 1 1 8
Core Clock 3GHz 2.4GHz 1.6GHz 1.6GHz
OS Linux WinXP WinXP —
(bits) (64bit) (32bit) (32bit)
3) Copy signals and coefﬁcients from device/constant
memory to shared memory
4) Computation for 1st channel
5) Copy coefﬁcients from shared memory to device mem-
ory
6) Copy coefﬁcients from device/constant memory to
shared memory
7) Computation for 2nd channel
8) Copy results and coefﬁcients from shared memory to
device memory
9) Copy results from GPU to CPU
In this implementation, the ﬁrst and the second channels are
processed separately. The maximum nuber of taps is almost
768, which is 50% larger than the previous implementation.
V. PERFORMANCE COMPARISON
The standard SAEC has been implemented and tested on
two different platforms. Table I depicts the speciﬁcations of the
platforms. For both CPUs and GPUs, programs in C language
is used. The CPU program has been optimized by the compiler.
For the GPU programs, the tunable parameters such as the
number of thread has been manually optimized for the speed.
TABLE II
COMPUTATION TIME FOR 512-TAP, 16000-SAMPLE CASE
Type Server Notebook Netbook GPU 1 GPU 2
Time [msec] 126.57 228.60 698.01 159.60 163.30
TABLE III
COMPUTATION TIME FOR DIFFERENT FILTER SIZES
Tap 128 256 384 512 640 768
Time 111.68 125.03 126.48 162.11 140.45 163.46
Table II compares the processing time for 16000 sample of
inputs. The results suggests that all processors are capable of
real-time processing for 512-tap SAEC at 16kHz sampling.
The difference between GPU 1 and 2 is the memory assign-
ments shown in IV-A and IV-E. Though parallel processing is
used and manual optimization have also been carried out, the
performance of GPU’s is slightly less than Core 2 Extreme
server. Furthermore, almost four times speed-up has been
achieved by introduction of vector processing for Intel Core 2
family CPU’s[5].
On the other hand, the performance of the GPU’s is superior
to those of notebook CPU’s. This result suggests that even
a low-cost GPU’s with a small number of shader processor
greatly helps the echo cancellation for low-cost PC-based
teleconferencing.
Table III examines the inﬂuence of the number of taps on
the performance of GPU 2. The result suggests that there might
be a large overhead because a large offset exists, which is not
proportional to the number of taps. Without the tree adder, the
perfomance is degraded by almost 50%.
VI. CONCLUSIONS
This paper presents an implementation of an SAEC on
nVIDIA GeForce GPU and CUDA. For efﬁciency, fast shared
memory has been used as much as possilbe. Introducing the
tree adder improves the performance by almost 33%. Even
a low-cost GPU’s with a small number of shader processor
greatly helps the echo cancellation for low-cost PC-based
teleconferencing.
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